I.
Introduction:
Much of the research efforts of the past years in the area of digital electronics has been directed towards increasing the speed of digital systems. Recently, the requirement of portability and the moderate improvement in battery performance indicate that the power dissipation is one of the most critical design parameters .
The three most widely accepted metrics to measure the quality of a circuit or to compare various circuit styles are area, delay and power dissipation. Portability imposes a strict limitation on power dissipation while still demands high computational speeds. Hence, in recent VLSI systems the power-delay product becomes the most essential metric of performance. The reduction of the power dissipation and the improvement of the speed require optimizations at all levels of the design procedure. In this chapter, the proper circuit style and methodology is considered. Since, most digital Circuitry is composed of simple and/or complex gates, we study the best way to implement adders in order to achieve low power dissipation and high speed.
Several circuit design techniques are compared in order to find their efficiency in terms of speed and power dissipation. A review of the existing CMOS circuit design styles is given, describing their advantages and their limitations. Furthermore, a four-bit ripple carry adder for use as a benchmark circuit was designed in a fullcustom manner by using the different design styles, and detailed transistor-level simulations using HSPICE [2] were performed. Also, various designs and implementations of four multipliers are analysed in the terms of delay and power consumption. Two ways of power measurements are used.
In this chapter we study two different CMOS logic styles, they are i.DUAL RAIL DOMINO LOGIC
ii. COMPLEMENTORY PASS TRANSISTOR LOGIC (CPL) Here we are comparing the parameters like power, delay and area of the above mentioned techniques with the CONVENTIONAL CMOS technique.
II.
Power And Delay In Conventional
CMOS Circuits:
Since the objective is to investigate the tradeoffs that are possible at the circuit level in order to reduce power dissipation while maintaining the overall system throughput, we must first study the parameters that affect the power dissipation and the speed of a circuit. It is well known that one of the major advantage of CMOS circuits over single polarity MOS circuits, is that the static power dissipation is very small and limited to leakage. However, in some cases such as bias circuitry and pseudo-nMOS logic, static power is dissipated.
Considering that in CMOS circuits the leakage current between the diffusion regions and the substrate is negligible, the two major sources of power dissipation are the switching and the short-circuit power dissipation Where f is the node transition activity factor, is the load capacitance, is the supply voltage, f is the switching frequency, is the current which arises when a direct path from power supply to ground is caused, for a short period of time during low to high or high to low node transitions . The switching component of power arises when energy is drawn from the power supply to charge parasitic capacitors. It is the dominant power component in a well designed circuit and it can be lowered by reducing one or more of pf , CL, Vdd and f, while retaining the required speed and functionality.
Even though the exact analysis of circuit delay is quite complex, a simple first-order derivation can be used in order to show its dependency of the circuit parameters
III. Dual Rail Domino Logic:
Dual-Rail Domino Logic [10,11] is a precharged circuit technique which is used to improve the speed of CMOS circuits. Figure 5 .6 shows a Dual-Rail Domino full adder cell. A domino gate consists of a dynamic CMOS circuit followed by a static CMOS buffer.
The dynamic circuit consists of a pMOSFET precharge transistor and an nMOSFET evaluation transistor with the clock signal (CLK) applied to their gate nodes, and an nMOSFET logic block which implements the required logic function. During the precharge phase (CLK = 0) the output node of the dynamic circuit is charged through the precharged pMOSFET transistor to the supply voltage level. The output of the static buffer is discharged to ground. During the evaluation phase (CLK= 1) the evaluation nMOSFET transistor is ON, and depending on the logic performed by the nMOSFET logic block, the output of the dynamic circuit is either discharged or it will stay precharged. Since in dynamic logic every output node must be precharged every clock cycle, some nodes are precharged only to be immediately discharged again as the node is evaluated, leading to higher switching power dissipation .One major advantage of the dynamic, precharged design styles over the static styles is that they eliminate the spurious transitions and the corresponding power dissipation. Also, dynamic logic does not suffers from short-circuit currents which flow in static circuits when a direct 
IV. Complementary Pass-Transistor Logic -CPL
The main concept behind CPL [5] is the use of only an NMOSFET network for the implementation of logic functions. This results in low input capacitance and high speed operation. Because the high voltage level of the pass-transistor outputs is lower than the supply voltage level by the threshold voltage of the pass transistors, the signals have to be amplified by using CMOS inverters at the outputs. CPL circuits consume less power than conventional static circuits because the logic swing of the pass transistor outputs is smaller than the supply voltage level. The switching power dissipated from charging or discharging the pass transistor outputs.
In the case of conventional static CMOS circuits the voltage swing at the output nodes is equal to the supply voltage, resulting in higher power dissipation. To minimize the static current due to the incomplete turnoff of the PMOSFET in the output inverters, a weak PMOSFET feedback device can also be added in the CPL circuits.
In order to pull the pass-transistor outputs to full supply voltage level. However, this will increase the output node capacitance, leading to higher switching power dissipation and higher propagation delay. From the above analysis, we came to know that CPL is the best technique. So we design ripple carry adder using the CPL technique because it consumes less power.
FULLADDER BY COMPLEMENTORY PASS TRANSISTOR
Ripple carry adder by using CPL Above ripple carry adder is designed by using CPL full adder. It consists of four full adders. This ripple carry adder consumes less power as adiabatic logic technique is the efficient in consuming less power and reducing power dissipation.
V.

Conclusion:
In this chapter, the most common kinds of adders have been characterized in terms of power, using either a traditional low-level design flow paradigm, which is rather tedious and incompatible with modern design flows, but provides the most accurate results, or a high-level design flow paradigm, which is commonly used.
In this paper we compared the performance of DUAL RAIL DOMINO LOGIC and CPL adder circuits with traditional CMOS adder circuits. The analysis shows that designs based on adiabatic principle gives superior performance when compared to traditional approaches in terms of power even though their transistor count is high in some circuits so for low power and ultra low power requirements adiabatic logic is an effective alternative for traditional CMOS logic circuit design.
A four-bit ripple carry adder was designed using adiabatic logic here is used as the benchmark circuit. All the circuits have been designed in a full-custom manner.
